lkml.org 
[lkml]   [2020]   [Mar]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
SubjectRe: [PATCH v2 00/66] KVM: x86: Introduce KVM cpu caps
Date
Sean Christopherson <sean.j.christopherson@intel.com> writes:

> All AMD patches are build-tested only.

I tried this on my AMD EPYC 7401P with QEMU and '-cpu host' and the only
difference in CPUIDs I see is:

# diff -u cpuid_with cpuid_without
--- cpuid_with 2020-03-03 11:38:34.786583429 -0500
+++ cpuid_without 2020-03-03 11:43:58.103484420 -0500
@@ -454,16 +454,16 @@
SvmRev: SVM revision = 0x1 (1)
SVM Secure Virtual Machine (0x8000000a/edx):
nested paging = true
- LBR virtualization = true
- SVM lock = true
+ LBR virtualization = false
+ SVM lock = false
NRIP save = true
- MSR based TSC rate control = true
- VMCB clean bits support = true
- flush by ASID = true
- decode assists = true
+ MSR based TSC rate control = false
+ VMCB clean bits support = false
+ flush by ASID = false
+ decode assists = false
SSSE3/SSE5 opcode set disable = false
- pause intercept filter = true
- pause filter threshold = true
+ pause intercept filter = false
+ pause filter threshold = false
AVIC: AMD virtual interrupt controller = false
virtualized VMLOAD/VMSAVE = false
virtualized GIF = false
These are all 0x8000000a.EDX and Paolo already highlighted the issue
(PATCH66).
--
Vitaly

\
 
 \ /
  Last update: 2020-03-03 17:50    [W:0.296 / U:0.380 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site