lkml.org 
[lkml]   [2020]   [Mar]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[for-next PATCH v2 2/5] dt-bindings: phy: ti: gmii-sel: add support for am654x/j721e soc
    Date
    TI AM654x/J721E SoCs have the same PHY interface selection mechanism for
    CPSWx subsystem as TI SoCs (AM3/4/5/DRA7), but registers and bit-fields
    placement is different.

    This patch adds corresponding compatible strings to enable support for TI
    AM654x/J721E SoCs.

    Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
    Acked-by: Rob Herring <robh@kernel.org>
    ---
    Documentation/devicetree/bindings/phy/ti-phy-gmii-sel.txt | 1 +
    1 file changed, 1 insertion(+)

    diff --git a/Documentation/devicetree/bindings/phy/ti-phy-gmii-sel.txt b/Documentation/devicetree/bindings/phy/ti-phy-gmii-sel.txt
    index 50ce9ae0f7a5..83b78c1c0644 100644
    --- a/Documentation/devicetree/bindings/phy/ti-phy-gmii-sel.txt
    +++ b/Documentation/devicetree/bindings/phy/ti-phy-gmii-sel.txt
    @@ -40,6 +40,7 @@ Required properties:
    "ti,dra7xx-phy-gmii-sel" for dra7xx/am57xx platform
    "ti,am43xx-phy-gmii-sel" for am43xx platform
    "ti,dm814-phy-gmii-sel" for dm814x platform
    + "ti,am654-phy-gmii-sel" for AM654x/J721E platform
    - reg : Address and length of the register set for the device
    - #phy-cells : must be 2.
    cell 1 - CPSW port number (starting from 1)
    --
    2.17.1
    \
     
     \ /
      Last update: 2020-03-03 17:02    [W:2.706 / U:0.232 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site