lkml.org 
[lkml]   [2020]   [Mar]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.4 163/168] bus: ti-sysc: Fix 1-wire reset quirk
    Date
    From: Tony Lindgren <tony@atomide.com>

    commit aec551c7a00fb7eae049c0c4cc3208ca53e26355 upstream.

    Because of the i2c quirk we have the reset quirks named in a confusing
    way. Let's fix the 1-wire quirk accordinlyg. Then let's switch to using
    better naming later on.

    Fixes: 4e23be473e30 ("bus: ti-sysc: Add support for module specific reset quirks")
    Signed-off-by: Tony Lindgren <tony@atomide.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    drivers/bus/ti-sysc.c | 4 ++--
    1 file changed, 2 insertions(+), 2 deletions(-)

    --- a/drivers/bus/ti-sysc.c
    +++ b/drivers/bus/ti-sysc.c
    @@ -1406,7 +1406,7 @@ static void sysc_init_revision_quirks(st
    }

    /* 1-wire needs module's internal clocks enabled for reset */
    -static void sysc_clk_enable_quirk_hdq1w(struct sysc *ddata)
    +static void sysc_pre_reset_quirk_hdq1w(struct sysc *ddata)
    {
    int offset = 0x0c; /* HDQ_CTRL_STATUS */
    u16 val;
    @@ -1494,7 +1494,7 @@ static void sysc_init_module_quirks(stru
    return;

    if (ddata->cfg.quirks & SYSC_MODULE_QUIRK_HDQ1W) {
    - ddata->clk_enable_quirk = sysc_clk_enable_quirk_hdq1w;
    + ddata->clk_disable_quirk = sysc_pre_reset_quirk_hdq1w;

    return;
    }

    \
     
     \ /
      Last update: 2020-03-10 13:56    [W:4.603 / U:0.004 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site