lkml.org 
[lkml]   [2020]   [Mar]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH v2 05/14] clk: imx: pfdv2: determine best parent rate
On Wed, Feb 19, 2020 at 03:59:48PM +0800, peng.fan@nxp.com wrote:
> From: Peng Fan <peng.fan@nxp.com>
>
> pfdv2 is only used in i.MX7ULP. To get best pfd output, the i.MX7ULP
> Datasheet defines two best PLL rate and pfd frac.
>
> Per Datasheel
> All PLLs on i.MX 7ULP either have VCO base frequency of
> 480 MHz or 528 MHz. So when determine best rate, we also
> determine best parent rate which could match the requirement.
>
> For some reason the current parent might not be 480MHz or 528MHz,
> so we still take current parent rate as a choice.
>
> And we also enable flag CLK_SET_RATE_PARENT to let parent rate
> to be configured.
>
> Signed-off-by: Peng Fan <peng.fan@nxp.com>

Applied, thanks.

\
 
 \ /
  Last update: 2020-03-10 07:05    [W:0.196 / U:0.608 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site