lkml.org 
[lkml]   [2020]   [Oct]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.9 615/757] ARM: dts: owl-s500: Fix incorrect PPI interrupt specifiers
    Date
    From: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>

    [ Upstream commit 55f6c9931f7c32f19cf221211f099dfd8dab3af9 ]

    The PPI interrupts for cortex-a9 were incorrectly specified, fix them.

    Fixes: fdfe7f4f9d85 ("ARM: dts: Add Actions Semi S500 and LeMaker Guitar")
    Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
    Reviewed-by: Peter Korsgaard <peter@korsgaard.com>
    Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
    Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm/boot/dts/owl-s500.dtsi | 6 +++---
    1 file changed, 3 insertions(+), 3 deletions(-)

    diff --git a/arch/arm/boot/dts/owl-s500.dtsi b/arch/arm/boot/dts/owl-s500.dtsi
    index 5ceb6cc4451d2..1dbe4e8b38ac7 100644
    --- a/arch/arm/boot/dts/owl-s500.dtsi
    +++ b/arch/arm/boot/dts/owl-s500.dtsi
    @@ -84,21 +84,21 @@ scu: scu@b0020000 {
    global_timer: timer@b0020200 {
    compatible = "arm,cortex-a9-global-timer";
    reg = <0xb0020200 0x100>;
    - interrupts = <GIC_PPI 0 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
    + interrupts = <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
    status = "disabled";
    };

    twd_timer: timer@b0020600 {
    compatible = "arm,cortex-a9-twd-timer";
    reg = <0xb0020600 0x20>;
    - interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
    + interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
    status = "disabled";
    };

    twd_wdt: wdt@b0020620 {
    compatible = "arm,cortex-a9-twd-wdt";
    reg = <0xb0020620 0xe0>;
    - interrupts = <GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
    + interrupts = <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
    status = "disabled";
    };

    --
    2.25.1


    \
     
     \ /
      Last update: 2020-10-27 17:44    [W:2.311 / U:3.536 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site