lkml.org 
[lkml]   [2020]   [Jan]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: [PATCH v2 0/2] at91-sama5d2_shdwc shutdown controller
Date
Hi Sebastien,

I know you may busy, I just want to be sure that you didn't forgot this series.

Thank you,
Claudiu Beznea

On 20.12.2019 17:31, Claudiu Beznea wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> PMC master clock register offset is different b/w sam9x60 and
> other SoCs. Since there is a need of this register offset in
> shutdown procedure we need to have it per SoC. This is what
> this series does.
>
> Changes in v2:
> - do not use r5 as intermediary registers in at91_poweroff
>
> Claudiu Beznea (2):
> power: reset: at91-poweroff: introduce struct shdwc_reg_config
> power: reset: at91-poweroff: use proper master clock register offset
>
> drivers/power/reset/at91-sama5d2_shdwc.c | 72 +++++++++++++++++++++-----------
> 1 file changed, 47 insertions(+), 25 deletions(-)
>
> --
> 2.7.4
>
>
\
 
 \ /
  Last update: 2020-01-14 11:35    [W:0.074 / U:22.876 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site