lkml.org 
[lkml]   [2019]   [Sep]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.4 27/77] x86/apic: Handle missing global clockevent gracefully
    Date
    From: Thomas Gleixner <tglx@linutronix.de>

    commit f897e60a12f0b9146357780d317879bce2a877dc upstream.

    Some newer machines do not advertise legacy timers. The kernel can handle
    that situation if the TSC and the CPU frequency are enumerated by CPUID or
    MSRs and the CPU supports TSC deadline timer. If the CPU does not support
    TSC deadline timer the local APIC timer frequency has to be known as well.

    Some Ryzens machines do not advertize legacy timers, but there is no
    reliable way to determine the bus frequency which feeds the local APIC
    timer when the machine allows overclocking of that frequency.

    As there is no legacy timer the local APIC timer calibration crashes due to
    a NULL pointer dereference when accessing the not installed global clock
    event device.

    Switch the calibration loop to a non interrupt based one, which polls
    either TSC (if frequency is known) or jiffies. The latter requires a global
    clockevent. As the machines which do not have a global clockevent installed
    have a known TSC frequency this is a non issue. For older machines where
    TSC frequency is not known, there is no known case where the legacy timers
    do not exist as that would have been reported long ago.

    Reported-by: Daniel Drake <drake@endlessm.com>
    Reported-by: Jiri Slaby <jslaby@suse.cz>
    Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
    Tested-by: Daniel Drake <drake@endlessm.com>
    Cc: stable@vger.kernel.org
    Link: https://lkml.kernel.org/r/alpine.DEB.2.21.1908091443030.21433@nanos.tec.linutronix.de
    Link: http://bugzilla.opensuse.org/show_bug.cgi?id=1142926#c12
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    arch/x86/kernel/apic/apic.c | 68 ++++++++++++++++++++++++++++++++++----------
    1 file changed, 53 insertions(+), 15 deletions(-)

    --- a/arch/x86/kernel/apic/apic.c
    +++ b/arch/x86/kernel/apic/apic.c
    @@ -593,7 +593,7 @@ static __initdata unsigned long lapic_ca
    static __initdata unsigned long lapic_cal_j1, lapic_cal_j2;

    /*
    - * Temporary interrupt handler.
    + * Temporary interrupt handler and polled calibration function.
    */
    static void __init lapic_cal_handler(struct clock_event_device *dev)
    {
    @@ -677,7 +677,8 @@ calibrate_by_pmtimer(long deltapm, long
    static int __init calibrate_APIC_clock(void)
    {
    struct clock_event_device *levt = this_cpu_ptr(&lapic_events);
    - void (*real_handler)(struct clock_event_device *dev);
    + u64 tsc_perj = 0, tsc_start = 0;
    + unsigned long jif_start;
    unsigned long deltaj;
    long delta, deltatsc;
    int pm_referenced = 0;
    @@ -706,29 +707,65 @@ static int __init calibrate_APIC_clock(v
    apic_printk(APIC_VERBOSE, "Using local APIC timer interrupts.\n"
    "calibrating APIC timer ...\n");

    + /*
    + * There are platforms w/o global clockevent devices. Instead of
    + * making the calibration conditional on that, use a polling based
    + * approach everywhere.
    + */
    local_irq_disable();

    - /* Replace the global interrupt handler */
    - real_handler = global_clock_event->event_handler;
    - global_clock_event->event_handler = lapic_cal_handler;
    -
    /*
    * Setup the APIC counter to maximum. There is no way the lapic
    * can underflow in the 100ms detection time frame
    */
    __setup_APIC_LVTT(0xffffffff, 0, 0);

    - /* Let the interrupts run */
    + /*
    + * Methods to terminate the calibration loop:
    + * 1) Global clockevent if available (jiffies)
    + * 2) TSC if available and frequency is known
    + */
    + jif_start = READ_ONCE(jiffies);
    +
    + if (tsc_khz) {
    + tsc_start = rdtsc();
    + tsc_perj = div_u64((u64)tsc_khz * 1000, HZ);
    + }
    +
    + /*
    + * Enable interrupts so the tick can fire, if a global
    + * clockevent device is available
    + */
    local_irq_enable();

    - while (lapic_cal_loops <= LAPIC_CAL_LOOPS)
    - cpu_relax();
    + while (lapic_cal_loops <= LAPIC_CAL_LOOPS) {
    + /* Wait for a tick to elapse */
    + while (1) {
    + if (tsc_khz) {
    + u64 tsc_now = rdtsc();
    + if ((tsc_now - tsc_start) >= tsc_perj) {
    + tsc_start += tsc_perj;
    + break;
    + }
    + } else {
    + unsigned long jif_now = READ_ONCE(jiffies);
    +
    + if (time_after(jif_now, jif_start)) {
    + jif_start = jif_now;
    + break;
    + }
    + }
    + cpu_relax();
    + }
    +
    + /* Invoke the calibration routine */
    + local_irq_disable();
    + lapic_cal_handler(NULL);
    + local_irq_enable();
    + }

    local_irq_disable();

    - /* Restore the real event handler */
    - global_clock_event->event_handler = real_handler;
    -
    /* Build delta t1-t2 as apic timer counts down */
    delta = lapic_cal_t1 - lapic_cal_t2;
    apic_printk(APIC_VERBOSE, "... lapic delta = %ld\n", delta);
    @@ -778,10 +815,11 @@ static int __init calibrate_APIC_clock(v
    levt->features &= ~CLOCK_EVT_FEAT_DUMMY;

    /*
    - * PM timer calibration failed or not turned on
    - * so lets try APIC timer based calibration
    + * PM timer calibration failed or not turned on so lets try APIC
    + * timer based calibration, if a global clockevent device is
    + * available.
    */
    - if (!pm_referenced) {
    + if (!pm_referenced && global_clock_event) {
    apic_printk(APIC_VERBOSE, "... verify APIC timer\n");

    /*

    \
     
     \ /
      Last update: 2019-09-04 20:28    [W:2.891 / U:0.028 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site