lkml.org 
[lkml]   [2019]   [Sep]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH v2 0/4] irqchip: Add Aspeed SCU Interrupt Controller
Date
The Aspeed SOCs provide some interrupts through the System Control
Unit registers. Add an interrupt controller that provides these
interrupts to the system. Add the interrupt controller to the AST25XX
and AST26XX devicetrees.

Changes since v1:
- add a spinlock to protect read-modify-write operation for irq masking
- use readl/writel relaxed versions
- add a comment explaining the irq status/enable register
- provide affinity callback that returns -EINVAL

Eddie James (4):
dt-bindings: interrupt-controller: Add Aspeed SCU interrupt controller
irqchip: Add Aspeed SCU interrupt controller
ARM: dts: aspeed: ast2500: Add SCU interrupt controller
ARM: dts: aspeed: ast2600: Add SCU interrupt controllers

.../interrupt-controller/aspeed,ast2xxx-scu-ic.txt | 26 +++
MAINTAINERS | 8 +
arch/arm/boot/dts/aspeed-g5.dtsi | 11 +-
arch/arm/boot/dts/aspeed-g6.dtsi | 18 ++
drivers/irqchip/Makefile | 2 +-
drivers/irqchip/irq-aspeed-scu-ic.c | 233 +++++++++++++++++++++
.../interrupt-controller/aspeed-scu-ic.h | 23 ++
7 files changed, 319 insertions(+), 2 deletions(-)
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/aspeed,ast2xxx-scu-ic.txt
create mode 100644 drivers/irqchip/irq-aspeed-scu-ic.c
create mode 100644 include/dt-bindings/interrupt-controller/aspeed-scu-ic.h

--
1.8.3.1

\
 
 \ /
  Last update: 2019-09-27 23:00    [W:0.051 / U:25.364 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site