lkml.org 
[lkml]   [2019]   [Aug]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 1/6] arm64: dts: imx8mn-ddr4-evk: Add i2c1 support
    Date
    From: Anson Huang <Anson.Huang@nxp.com>

    Enable i2c1 on i.MX8MN DDR4 EVK board.

    Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
    ---
    arch/arm64/boot/dts/freescale/imx8mn-ddr4-evk.dts | 14 ++++++++++++++
    1 file changed, 14 insertions(+)

    diff --git a/arch/arm64/boot/dts/freescale/imx8mn-ddr4-evk.dts b/arch/arm64/boot/dts/freescale/imx8mn-ddr4-evk.dts
    index 9b2c172..5fce5b1 100644
    --- a/arch/arm64/boot/dts/freescale/imx8mn-ddr4-evk.dts
    +++ b/arch/arm64/boot/dts/freescale/imx8mn-ddr4-evk.dts
    @@ -50,6 +50,13 @@
    >;
    };

    + pinctrl_i2c1: i2c1grp {
    + fsl,pins = <
    + MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3
    + MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3
    + >;
    + };
    +
    pinctrl_reg_usdhc2_vmmc: regusdhc2vmmc {
    fsl,pins = <
    MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
    @@ -182,6 +189,13 @@
    };
    };

    +&i2c1 {
    + clock-frequency = <400000>;
    + pinctrl-names = "default";
    + pinctrl-0 = <&pinctrl_i2c1>;
    + status = "okay";
    +};
    +
    &snvs_pwrkey {
    status = "okay";
    };
    --
    2.7.4
    \
     
     \ /
      Last update: 2019-08-15 13:23    [W:2.395 / U:0.048 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site