lkml.org 
[lkml]   [2019]   [Jun]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH v8 00/13] Exynos5 Dynamic Memory Controller driver
From
Date
Hi Sylwester,

On 6/6/19 3:57 PM, Sylwester Nawrocki wrote:
> On 6/5/19 18:53, Lukasz Luba wrote:
>> Lukasz Luba (13):
>> clk: samsung: add needed IDs for DMC clocks in Exynos5420
>> clk: samsung: add new clocks for DMC for Exynos5422 SoC
>> clk: samsung: add BPLL rate table for Exynos 5422 SoC
>> dt-bindings: ddr: rename lpddr2 directory
>> dt-bindings: ddr: add LPDDR3 memories
>> drivers: memory: extend of_memory by LPDDR3 support
>> dt-bindings: memory-controllers: add Exynos5422 DMC device description
>> drivers: memory: add DMC driver for Exynos5422
>> drivers: devfreq: events: add Exynos PPMU new events
>> ARM: dts: exynos: add chipid label and syscon compatible
>> ARM: dts: exynos: add syscon to clock compatible
>> ARM: dts: exynos: add DMC device for exynos5422
>> ARM: exynos_defconfig: enable DMC driver
>
>
> I have applied first 3 patches from this series to clk/samsung tree.
Thank you
>
> But can you please also send this series to linux-clk@vger.kernel.org
> ML, adding the clk maintainers (Stephen, Michael) at Cc?
I will. There are some minor clean-ups in patch 8/13 pointed by
Krzysztof, I am going to sent v9, so I will add them on CC.
>
> Please make sure if future any clk patches are also sent to
> linux-clk@vger.kernel.org mailing list.
OK
>

Regards,
Lukasz

\
 
 \ /
  Last update: 2019-06-06 17:04    [W:0.080 / U:124.656 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site