lkml.org 
[lkml]   [2019]   [Apr]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 12/15] ARM: dts: am335x: cm-t335: Replaced register offsets with defines
    Date
    The defines are taken from dt-bindings/pinctrl/am33xx.h

    Signed-off-by: Christina Quast <cquast@hanoverdisplays.com>
    ---
    arch/arm/boot/dts/am335x-cm-t335.dts | 190 +++++++++++----------------
    1 file changed, 77 insertions(+), 113 deletions(-)

    diff --git a/arch/arm/boot/dts/am335x-cm-t335.dts b/arch/arm/boot/dts/am335x-cm-t335.dts
    index 2c724bb60417..3b0bb88dfc12 100644
    --- a/arch/arm/boot/dts/am335x-cm-t335.dts
    +++ b/arch/arm/boot/dts/am335x-cm-t335.dts
    @@ -94,108 +94,85 @@

    i2c0_pins: pinmux_i2c0_pins {
    pinctrl-single,pins = <
    - /* i2c0_sda.i2c0_sda */
    - AM33XX_IOPAD(0x988, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* i2c0_scl.i2c0_scl */
    - AM33XX_IOPAD(0x98c, PIN_INPUT_PULLUP | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0)
    >;
    };

    i2c1_pins: pinmux_i2c1_pins {
    pinctrl-single,pins = <
    /* uart0_ctsn.i2c1_sda */
    - AM33XX_IOPAD(0x968, PIN_INPUT_PULLUP | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_UART0_CTSN, PIN_INPUT_PULLUP, MUX_MODE2)
    /* uart0_rtsn.i2c1_scl */
    - AM33XX_IOPAD(0x96c, PIN_INPUT_PULLUP | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_UART0_RTSN, PIN_INPUT_PULLUP, MUX_MODE2)
    >;
    };

    gpio_led_pins: pinmux_gpio_led_pins {
    pinctrl-single,pins = <
    /* gpmc_csn3.gpio2_0 */
    - AM33XX_IOPAD(0x888, PIN_OUTPUT | MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_CSN3, PIN_OUTPUT, MUX_MODE7)
    >;
    };

    nandflash_pins: pinmux_nandflash_pins {
    pinctrl-single,pins = <
    - /* gpmc_ad0.gpmc_ad0 */
    - AM33XX_IOPAD(0x800, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_ad1.gpmc_ad1 */
    - AM33XX_IOPAD(0x804, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_ad2.gpmc_ad2 */
    - AM33XX_IOPAD(0x808, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_ad3.gpmc_ad3 */
    - AM33XX_IOPAD(0x80c, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_ad4.gpmc_ad4 */
    - AM33XX_IOPAD(0x810, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_ad5.gpmc_ad5 */
    - AM33XX_IOPAD(0x814, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_ad6.gpmc_ad6 */
    - AM33XX_IOPAD(0x818, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_ad7.gpmc_ad7 */
    - AM33XX_IOPAD(0x81c, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* gpmc_wait0.gpmc_wait0 */
    - AM33XX_IOPAD(0x870, PIN_INPUT_PULLUP | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_WAIT0, PIN_INPUT_PULLUP, MUX_MODE0)
    /* gpmc_wpn.gpio0_30 */
    - AM33XX_IOPAD(0x874, PIN_INPUT_PULLUP | MUX_MODE7)
    - /* gpmc_csn0.gpmc_csn0 */
    - AM33XX_IOPAD(0x87c, PIN_OUTPUT | MUX_MODE0)
    - /* gpmc_advn_ale.gpmc_advn_ale */
    - AM33XX_IOPAD(0x890, PIN_OUTPUT | MUX_MODE0)
    - /* gpmc_oen_ren.gpmc_oen_ren */
    - AM33XX_IOPAD(0x894, PIN_OUTPUT | MUX_MODE0)
    - /* gpmc_wen.gpmc_wen */
    - AM33XX_IOPAD(0x898, PIN_OUTPUT | MUX_MODE0)
    - /* gpmc_ben0_cle.gpmc_ben0_cle */
    - AM33XX_IOPAD(0x89c, PIN_OUTPUT | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_WPN, PIN_INPUT_PULLUP, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_CSN0, PIN_OUTPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_ADVN_ALE, PIN_OUTPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_OEN_REN, PIN_OUTPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_WEN, PIN_OUTPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_GPMC_BEN0_CLE, PIN_OUTPUT, MUX_MODE0)
    >;
    };

    uart0_pins: pinmux_uart0_pins {
    pinctrl-single,pins = <
    - /* uart0_rxd.uart0_rxd */
    - AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* uart0_txd.uart0_txd */
    - AM33XX_IOPAD(0x974, PIN_OUTPUT_PULLDOWN | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
    >;
    };

    uart1_pins: pinmux_uart1_pins {
    pinctrl-single,pins = <
    - /* uart1_ctsn.uart1_ctsn */
    - AM33XX_IOPAD(0x978, PIN_INPUT | MUX_MODE0)
    - /* uart1_rtsn.uart1_rtsn */
    - AM33XX_IOPAD(0x97C, PIN_OUTPUT_PULLDOWN | MUX_MODE0)
    - /* uart1_rxd.uart1_rxd */
    - AM33XX_IOPAD(0x980, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* uart1_txd.uart1_txd */
    - AM33XX_IOPAD(0x984, PIN_OUTPUT_PULLDOWN | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_UART1_CTSN, PIN_INPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_UART1_RTSN, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_UART1_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_UART1_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
    >;
    };

    dcan0_pins: pinmux_dcan0_pins {
    pinctrl-single,pins = <
    /* uart1_ctsn.dcan0_tx */
    - AM33XX_IOPAD(0x978, PIN_OUTPUT | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_UART1_CTSN, PIN_OUTPUT, MUX_MODE2)
    /* uart1_rtsn.dcan0_rx */
    - AM33XX_IOPAD(0x97C, PIN_INPUT | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_UART1_RTSN, PIN_INPUT, MUX_MODE2)
    >;
    };

    dcan1_pins: pinmux_dcan1_pins {
    pinctrl-single,pins = <
    /* uart1_rxd.dcan1_tx */
    - AM33XX_IOPAD(0x980, PIN_OUTPUT | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_UART1_RXD, PIN_OUTPUT, MUX_MODE2)
    /* uart1_txd.dcan1_rx */
    - AM33XX_IOPAD(0x984, PIN_INPUT | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_UART1_TXD, PIN_INPUT, MUX_MODE2)
    >;
    };

    ecap0_pins: pinmux_ecap0_pins {
    pinctrl-single,pins = <
    - /* eCAP0_in_PWM0_out.eCAP0_in_PWM0_out MODE0 */
    - AM33XX_IOPAD(0x964, 0x0)
    + AM33XX_PADCONF(AM335X_PIN_ECAP0_IN_PWM0_OUT, 0x0, MUX_MODE0)
    >;
    };

    @@ -203,96 +180,83 @@
    pinctrl-single,pins = <
    /* Slave 1 */
    /* mii1_tx_en.rgmii1_tctl */
    - AM33XX_IOPAD(0x914, PIN_OUTPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE2)
    /* mii1_rxdv.rgmii1_rctl */
    - AM33XX_IOPAD(0x918, PIN_INPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLDOWN, MUX_MODE2)
    /* mii1_txd3.rgmii1_td3 */
    - AM33XX_IOPAD(0x91c, PIN_OUTPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_OUTPUT_PULLDOWN, MUX_MODE2)
    /* mii1_txd2.rgmii1_td2 */
    - AM33XX_IOPAD(0x920, PIN_OUTPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_OUTPUT_PULLDOWN, MUX_MODE2)
    /* mii1_txd1.rgmii1_td1 */
    - AM33XX_IOPAD(0x924, PIN_OUTPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_OUTPUT_PULLDOWN, MUX_MODE2)
    /* mii1_txd0.rgmii1_td0 */
    - AM33XX_IOPAD(0x928, PIN_OUTPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLDOWN, MUX_MODE2)
    /* mii1_txclk.rgmii1_tclk */
    - AM33XX_IOPAD(0x92c, PIN_OUTPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_OUTPUT_PULLDOWN, MUX_MODE2)
    /* mii1_rxclk.rgmii1_rclk */
    - AM33XX_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE2)
    /* mii1_rxd3.rgmii1_rd3 */
    - AM33XX_IOPAD(0x934, PIN_INPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLDOWN, MUX_MODE2)
    /* mii1_rxd2.rgmii1_rd2 */
    - AM33XX_IOPAD(0x938, PIN_INPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLDOWN, MUX_MODE2)
    /* mii1_rxd1.rgmii1_rd1 */
    - AM33XX_IOPAD(0x93c, PIN_INPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE2)
    /* mii1_rxd0.rgmii1_rd0 */
    - AM33XX_IOPAD(0x940, PIN_INPUT_PULLDOWN | MUX_MODE2)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE2)
    >;
    };

    cpsw_sleep: cpsw_sleep {
    pinctrl-single,pins = <
    /* Slave 1 reset value */
    - AM33XX_IOPAD(0x914, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x918, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x91c, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x920, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x924, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x928, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x92c, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x934, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x938, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x93c, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x940, PIN_INPUT_PULLDOWN | MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
    >;
    };

    davinci_mdio_default: davinci_mdio_default {
    pinctrl-single,pins = <
    - /* mdio_data.mdio_data */
    - AM33XX_IOPAD(0x948, PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0)
    - /* mdio_clk.mdio_clk */
    - AM33XX_IOPAD(0x94c, PIN_OUTPUT_PULLUP | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLUP | SLEWCTRL_FAST, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLUP, MUX_MODE0)
    >;
    };

    davinci_mdio_sleep: davinci_mdio_sleep {
    pinctrl-single,pins = <
    /* MDIO reset value */
    - AM33XX_IOPAD(0x948, PIN_INPUT_PULLDOWN | MUX_MODE7)
    - AM33XX_IOPAD(0x94c, PIN_INPUT_PULLDOWN | MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLDOWN, MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_MDC, PIN_INPUT_PULLDOWN, MUX_MODE7)
    >;
    };

    mmc1_pins: pinmux_mmc1_pins {
    pinctrl-single,pins = <
    - /* mmc0_dat3.mmc0_dat3 */
    - AM33XX_IOPAD(0x8f0, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* mmc0_dat2.mmc0_dat2 */
    - AM33XX_IOPAD(0x8f4, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* mmc0_dat1.mmc0_dat1 */
    - AM33XX_IOPAD(0x8f8, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* mmc0_dat0.mmc0_dat0 */
    - AM33XX_IOPAD(0x8fc, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* mmc0_clk.mmc0_clk */
    - AM33XX_IOPAD(0x900, PIN_INPUT_PULLUP | MUX_MODE0)
    - /* mmc0_cmd.mmc0_cmd */
    - AM33XX_IOPAD(0x904, PIN_INPUT_PULLUP | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT3, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT2, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT1, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MMC0_DAT0, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MMC0_CLK, PIN_INPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_MMC0_CMD, PIN_INPUT_PULLUP, MUX_MODE0)
    >;
    };

    spi0_pins: pinmux_spi0_pins {
    pinctrl-single,pins = <
    - /* spi0_sclk.spi0_sclk */
    - AM33XX_IOPAD(0x950, PIN_INPUT | MUX_MODE0)
    - /* spi0_d0.spi0_d0 */
    - AM33XX_IOPAD(0x954, PIN_OUTPUT_PULLUP | MUX_MODE0)
    - /* spi0_d1.spi0_d1 */
    - AM33XX_IOPAD(0x958, PIN_INPUT | MUX_MODE0)
    - /* spi0_cs0.spi0_cs0 */
    - AM33XX_IOPAD(0x95C, PIN_OUTPUT | MUX_MODE0)
    - /* spi0_cs1.spi0_cs1 */
    - AM33XX_IOPAD(0x960, PIN_OUTPUT | MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_SPI0_SCLK, PIN_INPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_SPI0_D0, PIN_OUTPUT_PULLUP, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_SPI0_D1, PIN_INPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_SPI0_CS0, PIN_OUTPUT, MUX_MODE0)
    + AM33XX_PADCONF(AM335X_PIN_SPI0_CS1, PIN_OUTPUT, MUX_MODE0)
    >;
    };

    @@ -300,7 +264,7 @@
    bluetooth_pins: pinmux_bluetooth_pins {
    pinctrl-single,pins = <
    /* XDMA_EVENT_INTR0.gpio0_19 - bluetooth enable */
    - AM33XX_IOPAD(0x9b0, PIN_OUTPUT_PULLUP | MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT_PULLUP, MUX_MODE7)
    >;
    };

    @@ -308,13 +272,13 @@
    mcasp1_pins: pinmux_mcasp1_pins {
    pinctrl-single,pins = <
    /* MII1_CRS.mcasp1_aclkx */
    - AM33XX_IOPAD(0x90c, PIN_INPUT_PULLDOWN | MUX_MODE4)
    + AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE4)
    /* MII1_RX_ER.mcasp1_fsx */
    - AM33XX_IOPAD(0x910, PIN_INPUT_PULLDOWN | MUX_MODE4)
    + AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE4)
    /* MII1_COL.mcasp1_axr2 */
    - AM33XX_IOPAD(0x908, PIN_INPUT_PULLDOWN | MUX_MODE4)
    + AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_INPUT_PULLDOWN, MUX_MODE4)
    /* RMII1_REF_CLK.mcasp1_axr3 */
    - AM33XX_IOPAD(0x944, PIN_INPUT_PULLDOWN | MUX_MODE4)
    + AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE4)
    >;
    };

    @@ -322,9 +286,9 @@
    wifi_pins: pinmux_wifi_pins {
    pinctrl-single,pins = <
    /* EMU1.gpio3_8 - WiFi IRQ */
    - AM33XX_IOPAD(0x9e8, PIN_INPUT_PULLUP | MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_EMU1, PIN_INPUT_PULLUP, MUX_MODE7)
    /* XDMA_EVENT_INTR1.gpio0_20 - WiFi enable */
    - AM33XX_IOPAD(0x9b4, PIN_OUTPUT | MUX_MODE7)
    + AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR1, PIN_OUTPUT, MUX_MODE7)
    >;
    };
    };
    --
    2.20.1
    \
     
     \ /
      Last update: 2019-04-09 18:07    [W:2.675 / U:0.020 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site