lkml.org 
[lkml]   [2019]   [Apr]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: [PATCH] clk: ingenic/jz4725b: Fix parent of pixel clock
Date
Quoting Paul Cercueil (2019-04-29 13:53:11)
> Hi Stephen,
>
> Le jeu. 18 avril 2019 à 23:58, Stephen Boyd <sboyd@kernel.org> a
> écrit :
> > Quoting Paul Cercueil (2019-04-17 04:24:20)
> >> The pixel clock is directly connected to the output of the PLL, and
> >> not
> >> to the /2 divider.
> >>
> >> Cc: stable@vger.kernel.org
> >> Fixes: 226dfa4726eb ("clk: Add Ingenic jz4725b CGU driver")
> >> Signed-off-by: Paul Cercueil <paul@crapouillou.net>
> >> ---
> >
> > Applied to clk-next
>
> Could you drop this patch?
>
> It turns out it is wrong and the pixel clock is really connected to the
> "pll half"
> clock. The real bug was elsewhere: the "pll half" clock does not report
> the correct
> rate. I will send a patch for this one later.
>

Ok. No problem.

\
 
 \ /
  Last update: 2019-04-30 01:00    [W:0.048 / U:0.684 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site