lkml.org 
[lkml]   [2019]   [Apr]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: [PATCH] clk: ingenic/jz4725b: Fix parent of pixel clock
Date
Quoting Paul Cercueil (2019-04-17 16:53:53)
> Hi Stephen,
>
> Le jeu. 18 avril 2019 à 1:48, Stephen Boyd <sboyd@kernel.org> a écrit
> :
> > Quoting Paul Cercueil (2019-04-17 04:24:20)
> >> The pixel clock is directly connected to the output of the PLL, and
> >> not
> >> to the /2 divider.
> >>
> >> Cc: stable@vger.kernel.org
> >> Fixes: 226dfa4726eb ("clk: Add Ingenic jz4725b CGU driver")
> >> Signed-off-by: Paul Cercueil <paul@crapouillou.net>
> >> ---
> >
> > Is this breaking something in 5.1-rc series? Or just found by
> > inspection? I'm trying to understand the priority of this patch.
>
> I verified it with the hardware. It fixes a bug that has been present
> since the introduction of this driver.
>
> However until now nothing uses this particular clock so it can go to
> 5.2.
>

Great. Thanks for the background!

\
 
 \ /
  Last update: 2019-04-18 22:33    [W:0.046 / U:0.228 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site