[lkml]   [2019]   [Apr]   [11]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v2 0/6] Handle MCA banks in a per_cpu way
From: Yazen Ghannam <>

The focus of this patchset is define and use the MCA bank structures
and bank count per logical CPU.

With the exception of patch 4, this set applies to systems in production

Patch 1:
Moves the declaration of struct mce_banks[] to the only file it's used.

Patch 2:
Splits struct mce_bank into a structure for fields common to MCA banks
on all CPUs and another structure that can be used per_cpu.

Patch 3:
Brings full circle the saga of the threshold block addresses on SMCA
systems. After taking a step back and reviewing the AMD documentation, I
think that this implimentation is the simplest and more robust way to
follow the spec.

Patch 4:
Saves and uses the MCA bank count as a per_cpu variable. This is to
support systems that have MCA bank counts that are different between
logical CPUs.

Patch 5:
Makes sure that sysfs reports the MCA_CTL value as set in hardware. This
is not something related to making things per_cpu but rather just
something I noticed while working on the other patches.

Patch 6:
Prevents sysfs access for MCA banks that are uninitialized.



Yazen Ghannam (6):
x86/MCE: Make struct mce_banks[] static
x86/MCE: Handle MCA controls in a per_cpu way
x86/MCE/AMD: Don't cache block addresses on SMCA systems
x86/MCE: Make number of MCA banks per_cpu
x86/MCE: Save MCA control bits that get set in hardware
x86/MCE: Treat MCE bank as initialized if control bits set in hardware

arch/x86/kernel/cpu/mce/amd.c | 87 +++++++++--------
arch/x86/kernel/cpu/mce/core.c | 146 ++++++++++++++++++++---------
arch/x86/kernel/cpu/mce/internal.h | 12 +--
3 files changed, 144 insertions(+), 101 deletions(-)


 \ /
  Last update: 2019-04-11 22:18    [W:0.101 / U:5.364 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site