lkml.org 
[lkml]   [2019]   [Apr]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    From
    SubjectRe: [PATCH RESEND 2/5] x86/MCE: Handle MCA controls in a per_cpu way
    On Wed, Apr 10, 2019 at 04:36:30PM +0000, Ghannam, Yazen wrote:
    > We have this case on AMD Family 17h with Bank 4. The hardware enforces
    > this bank to be Read-as-Zero/Writes-Ignored.
    >
    > This behavior is enforced whether the bank is in the middle or at the
    > end.

    Does num_banks contain the disabled bank? If so, then it will work.

    > I'm thinking to redo the sysfs interface for banks in another patch
    > set. I could include a new file to indicate enabled/disabled, or maybe
    > just update the documentation to describe this case.

    No, the write to the bank controls should fail on a disabled bank.

    --
    Regards/Gruss,
    Boris.

    Good mailing practices for 400: avoid top-posting and trim the reply.

    \
     
     \ /
      Last update: 2019-04-10 18:41    [W:4.408 / U:0.420 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site