[lkml]   [2019]   [Mar]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v2 0/4] clk: meson8b: add the VPU clock tree
This adds the VPU clock tree for Meson8, Meson8b and Meson8m2.
The VPU clock tree is slightly different on all three SoCs. The details
are explained in patch #4.

Meson8m2 requires the previously unsupported "gp_pll" PLL. This PLL only
exists on Meson8m2 - Meson8 and Meson8b don't have it.
A separate clk_hw_onecell_data is introduced for Meson8m2 (using the
compatible string which is already available) to account for this SoC
specific clock setup.

This series is meant to be applied on top of my other patch from [0]:
dt-bindings: clock: meson8b: drop the "ABP" clock definition

changes since v1 at [1]:
- fixed typo in the subject of patch #2 (spotted by Neil)
- collected Reviewed-by tags from Neil (thank you!)


Martin Blumenstingl (4):
dt-bindings: clock: meson8b: export the VPU clock
clk: meson: meson8b: use a separate clock table for Meson8m2
clk: meson: meson8b: add support for the GP_PLL clock on Meson8m2
clk: meson: meson8b: add the VPU clock trees

drivers/clk/meson/meson8b.c | 422 ++++++++++++++++++++++-
drivers/clk/meson/meson8b.h | 12 +-
include/dt-bindings/clock/meson8b-clkc.h | 1 +
3 files changed, 433 insertions(+), 2 deletions(-)


 \ /
  Last update: 2019-03-24 16:13    [W:0.058 / U:14.700 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site