[lkml]   [2019]   [Nov]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[GIT PULL] clk fixes for v5.4-rc6
The following changes since commit 54ecb8f7028c5eb3d740bb82b0f1d90f2df63c5c:

Linux 5.4-rc1 (2019-09-30 10:35:40 -0700)

are available in the Git repository at: tags/clk-fixes-for-linus

for you to fetch changes up to 5a60b5aa96e8619baf02865e3002704fc2897731:

Merge tag 'clk-v5.4-samsung-fixes' of into clk-fixes (2019-11-04 09:59:33 -0800)

Fixes for various clk driver issues that happened because of code we
merged this merge window. The Amlogic driver was missing some flags
causing rates to be rounded improperly or clk_set_rate() to fail. The
Samsung driver wasn't freeing everything on error paths and improperly
saving/restoring PLL state across suspend/resume. The at91 driver was
calling msleep() too early when scheduling hadn't started, so we put in
place a quick solution until we can handle this sort of problem in the
core framework. There were also problems with the Allwinner driver and
operator precedence being incorrect causing subtle bugs. Finally, the TI
driver was duplicating aliases and not delaying long enough leading to
some unexpected timeouts.

Alexandre Belloni (1):
clk: at91: avoid sleeping early

Colin Ian King (1):
clk: sunxi-ng: a80: fix the zero'ing of bits 16 and 18

Eugen Hristev (1):
clk: at91: sam9x60: fix programmable clock

Joel Stanley (1):
clk: ast2600: Fix enabling of clocks

Leonard Crestez (1):
clk: imx8m: Use SYS_PLL1_800M as intermediate parent of CLK_ARM

Marek Szyprowski (3):
clk: samsung: exynos5433: Fix error paths
clk: samsung: exynos542x: Move G3D subsystem clocks to its sub-CMU
clk: samsung: exynos5420: Preserve PLL configuration during suspend/resume

Martin Blumenstingl (1):
clk: meson: gxbb: let sar_adc_clk_div set the parent clock rate

Nathan Chancellor (1):
clk: sunxi: Fix operator precedence in sunxi_divs_clk_setup

Neil Armstrong (2):
clk: meson: g12a: fix cpu clock rate setting
clk: meson: g12a: set CLK_MUX_ROUND_CLOSEST on the cpu clock muxes

Peter Ujfalusi (1):
clk: ti: dra7-atl-clock: Remove ti_clk_add_alias call

Stephen Boyd (3):
Merge tag 'clk-meson-fixes-v5.4-1' of into clk-fixes
Merge tag 'sunxi-clk-fixes-for-5.4-1' of into clk-fixes
Merge tag 'clk-v5.4-samsung-fixes' of into clk-fixes

Tony Lindgren (1):
clk: ti: clkctrl: Fix failed to enable error with double udelay timeout

drivers/clk/at91/clk-main.c | 5 ++++-
drivers/clk/at91/sam9x60.c | 1 +
drivers/clk/at91/sckc.c | 20 ++++++++++++++++----
drivers/clk/clk-ast2600.c | 7 ++++---
drivers/clk/imx/clk-imx8mm.c | 2 +-
drivers/clk/imx/clk-imx8mn.c | 2 +-
drivers/clk/meson/g12a.c | 13 +++++++++++--
drivers/clk/meson/gxbb.c | 1 +
drivers/clk/samsung/clk-exynos5420.c | 27 +++++++++++++++++++++++++--
drivers/clk/samsung/clk-exynos5433.c | 14 ++++++++++++--
drivers/clk/sunxi-ng/ccu-sun9i-a80.c | 2 +-
drivers/clk/sunxi/clk-sunxi.c | 4 ++--
drivers/clk/ti/clk-dra7-atl.c | 6 ------
drivers/clk/ti/clkctrl.c | 5 +++--
14 files changed, 82 insertions(+), 27 deletions(-)

Sent by a computer through tubes

 \ /
  Last update: 2019-11-08 07:48    [W:0.044 / U:55.596 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site