lkml.org 
[lkml]   [2019]   [Oct]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 9/9] perf/x86/cstate: Add Tiger Lake CPU support
    Date
    From: Kan Liang <kan.liang@linux.intel.com>

    Tiger Lake is the followon to Ice Lake. From the perspective of Intel
    cstate residency counters, there is nothing changed compared with
    Ice Lake.

    Share icl_cstates with Ice Lake.
    Update the comments for Tiger Lake.

    The External Design Specification (EDS) is not published yet. It comes
    from an authoritative internal source.

    The patch has been tested on real hardware.

    Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
    ---
    arch/x86/events/intel/cstate.c | 20 +++++++++++---------
    1 file changed, 11 insertions(+), 9 deletions(-)

    diff --git a/arch/x86/events/intel/cstate.c b/arch/x86/events/intel/cstate.c
    index 4d232ac..e1daf41 100644
    --- a/arch/x86/events/intel/cstate.c
    +++ b/arch/x86/events/intel/cstate.c
    @@ -50,44 +50,44 @@
    * MSR_CORE_C6_RESIDENCY: CORE C6 Residency Counter
    * perf code: 0x02
    * Available model: SLM,AMT,NHM,WSM,SNB,IVB,HSW,BDW,
    - * SKL,KNL,GLM,CNL,KBL,CML,ICL
    + * SKL,KNL,GLM,CNL,KBL,CML,ICL,TGL
    * Scope: Core
    * MSR_CORE_C7_RESIDENCY: CORE C7 Residency Counter
    * perf code: 0x03
    * Available model: SNB,IVB,HSW,BDW,SKL,CNL,KBL,CML,
    - * ICL
    + * ICL,TGL
    * Scope: Core
    * MSR_PKG_C2_RESIDENCY: Package C2 Residency Counter.
    * perf code: 0x00
    * Available model: SNB,IVB,HSW,BDW,SKL,KNL,GLM,CNL,
    - * KBL,CML,ICL
    + * KBL,CML,ICL,TGL
    * Scope: Package (physical package)
    * MSR_PKG_C3_RESIDENCY: Package C3 Residency Counter.
    * perf code: 0x01
    * Available model: NHM,WSM,SNB,IVB,HSW,BDW,SKL,KNL,
    - * GLM,CNL,KBL,CML,ICL
    + * GLM,CNL,KBL,CML,ICL,TGL
    * Scope: Package (physical package)
    * MSR_PKG_C6_RESIDENCY: Package C6 Residency Counter.
    * perf code: 0x02
    * Available model: SLM,AMT,NHM,WSM,SNB,IVB,HSW,BDW
    - * SKL,KNL,GLM,CNL,KBL,CML,ICL
    + * SKL,KNL,GLM,CNL,KBL,CML,ICL,TGL
    * Scope: Package (physical package)
    * MSR_PKG_C7_RESIDENCY: Package C7 Residency Counter.
    * perf code: 0x03
    * Available model: NHM,WSM,SNB,IVB,HSW,BDW,SKL,CNL,
    - * KBL,CML,ICL
    + * KBL,CML,ICL,TGL
    * Scope: Package (physical package)
    * MSR_PKG_C8_RESIDENCY: Package C8 Residency Counter.
    * perf code: 0x04
    - * Available model: HSW ULT,KBL,CNL,CML,ICL
    + * Available model: HSW ULT,KBL,CNL,CML,ICL,TGL
    * Scope: Package (physical package)
    * MSR_PKG_C9_RESIDENCY: Package C9 Residency Counter.
    * perf code: 0x05
    - * Available model: HSW ULT,KBL,CNL,CML,ICL
    + * Available model: HSW ULT,KBL,CNL,CML,ICL,TGL
    * Scope: Package (physical package)
    * MSR_PKG_C10_RESIDENCY: Package C10 Residency Counter.
    * perf code: 0x06
    - * Available model: HSW ULT,KBL,GLM,CNL,CML,ICL
    + * Available model: HSW ULT,KBL,GLM,CNL,CML,ICL,TGL
    * Scope: Package (physical package)
    *
    */
    @@ -645,6 +645,8 @@ static const struct x86_cpu_id intel_cstates_match[] __initconst = {

    X86_CSTATES_MODEL(INTEL_FAM6_ICELAKE_L, icl_cstates),
    X86_CSTATES_MODEL(INTEL_FAM6_ICELAKE, icl_cstates),
    + X86_CSTATES_MODEL(INTEL_FAM6_TIGERLAKE_L, icl_cstates),
    + X86_CSTATES_MODEL(INTEL_FAM6_TIGERLAKE, icl_cstates),
    { },
    };
    MODULE_DEVICE_TABLE(x86cpu, intel_cstates_match);
    --
    2.7.4
    \
     
     \ /
      Last update: 2019-10-08 17:53    [W:4.133 / U:0.076 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site