[lkml]   [2019]   [Oct]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v3 0/4] Exynos5 DMC interrupt mode
Hi all,

This is a v3 patch set for the Exynos5 Dynamic Memory Controller
driver which could be found in Krzysztof's for-next branch [1].

It adds interrupt mode which does not relay on devfreq polling.
Instead of checking the device state by the framework, driver uses local
performance event counters which could trigger interrupt when overflow.
Thanks to this approach the driver avoids issues present in devfreq framework,
when default polling check does not occur.
The algorithm calculates 'busy_time' and 'total_time' needed for devfreq
governors (simple_ondemand) based on requests transactions traffic.

- added information in bindings about interrupt names, since the code is
sensitive for it as pointed out by Krzysztof
changes suggested by Krzysztof
- added interrupt line for the channel 1
- added description for bindings with interrupt lines
- fixed fallback path in probe function
- added comments, blank lines, removed unneeded dev_dbg() in irq handler

Lukasz Luba


Lukasz Luba (4):
dt-bindings: memory-controllers: Add Exynos5422 DMC interrupts
ARM: dts: exynos: Add interrupt to DMC controller in Exynos5422
ARM: dts: exynos: map 0x10000 SFR instead of 0x100 in DMC Exynos5422
memory: samsung: exynos5422-dmc: Add support for interrupt from
performance counters

.../memory-controllers/exynos5422-dmc.txt | 11 +
arch/arm/boot/dts/exynos5420.dtsi | 5 +-
drivers/memory/samsung/exynos5422-dmc.c | 345 ++++++++++++++++--
3 files changed, 335 insertions(+), 26 deletions(-)


 \ /
  Last update: 2019-10-02 08:05    [W:0.049 / U:6.304 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site