[lkml]   [2018]   [Aug]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [linux-sunxi] [PATCH] clk: sunxi-ng: fix H6 bus clocks divider position
On Thu, Aug 9, 2018 at 1:19 AM, Icenowy Zheng <> wrote:
> The bus clocks (AHB/APB) on Allwinner H6 have their second divider start
> at bit 8, according to the user manual and the BSP code. However,
> currently the divider is wrongly set to 16, thus the divider is not
> correctly read and the clock frequency is not correctly calculated.
> Fix this bit offset on all affected bus clocks in ccu-sun50i-h6.
> Cc: # v4.17.y
> Signed-off-by: Icenowy Zheng <>

APB1 seems to be the only affected bus. Since there aren't any users ATM,
I've queued this up for 4.20, with a few minor tweaks to the commit log:

- s/wrongly/incorrectly/
- subject changed to "clk: sunxi-ng: h6: fix bus clocks' divider position"
- third line: currently the divider _offset_ is ...


 \ /
  Last update: 2018-08-10 18:47    [W:0.046 / U:6.372 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site