lkml.org 
[lkml]   [2018]   [Jul]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 05/10] dt-bindings: Add Tegra SDHCI pad pdpu offset bindings
    Date
    Add bindings documentation for pad pull up and pull down offset values to be
    programmed before executing automatic pad drive strength calibration.

    Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
    ---
    .../bindings/mmc/nvidia,tegra20-sdhci.txt | 32 ++++++++++++++++++++++
    1 file changed, 32 insertions(+)

    diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
    index 90c214d..949f616 100644
    --- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
    +++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
    @@ -24,6 +24,7 @@ Required properties:
    Optional properties:
    - power-gpios : Specify GPIOs for power control

    +Optional properties for Tegra210 and Tegra186:
    Example:

    sdhci@c8000200 {
    @@ -45,6 +46,33 @@ Optional properties for Tegra210 and Tegra186:
    for controllers supporting multiple voltage levels. The order of names
    should correspond to the pin configuration states in pinctrl-0 and
    pinctrl-1.
    +- pad-autocal-pull-up-offset-3v3, pad-autocal-pull-down-offset-3v3 :
    + Specify drive strength calibration offsets for 3.3 V signaling modes.
    +- pad-autocal-pull-up-offset-1v8, pad-autocal-pull-down-offset-1v8 :
    + Specify drive strength calibration offsets for 1.8 V signaling modes.
    +- pad-autocal-pull-up-offset-3v3-timeout,
    + pad-autocal-pull-down-offset-3v3-timeout : Specify drive strength
    + used as a fallback in case the automatic calibration times out on a
    + 3.3 V signaling mode.
    +- pad-autocal-pull-up-offset-1v8-timeout,
    + pad-autocal-pull-down-offset-1v8-timeout : Specify drive strength
    + used as a fallback in case the automatic calibration times out on a
    + 1.8 V signaling mode.
    +- pad-autocal-pull-up-offset-sdr104,
    + pad-autocal-pull-down-offset-sdr104 : Specify drive strength
    + calibration offsets for SDR104 mode.
    +- pad-autocal-pull-up-offset-hs400,
    + pad-autocal-pull-down-offset-hs400 : Specify drive strength
    + calibration offsets for HS400 mode.
    +
    + Notes on the pad calibration pull up and pulldown offset values:
    + - The property values are drive codes which are programmed into the
    + PD_OFFSET and PU_OFFSET sections of the
    + SDHCI_TEGRA_AUTO_CAL_CONFIG register.
    + - A higher value corresponds to higher drive strength. Please refer
    + to the reference manual of the SoC for correct values.
    + - The SDR104 and HS400 timing specific values are used in
    + corresponding modes if specified.

    Example:
    sdhci@700b0000 {
    @@ -58,5 +86,9 @@ sdhci@700b0000 {
    pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
    pinctrl-0 = <&sdmmc1_3v3>;
    pinctrl-1 = <&sdmmc1_1v8>;
    + pad-autocal-pull-up-offset-3v3 = <0x00>;
    + pad-autocal-pull-down-offset-3v3 = <0x7d>;
    + pad-autocal-pull-up-offset-1v8 = <0x7b>;
    + pad-autocal-pull-down-offset-1v8 = <0x7b>;
    status = "disabled";
    };
    --
    2.7.4
    \
     
     \ /
      Last update: 2018-07-24 16:36    [W:7.074 / U:0.636 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site