lkml.org 
[lkml]   [2018]   [Jun]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 07/32] media: camss: csiphy: Ensure clock mux config is done before the rest
    Date
    Add a write memory barier after clock mux config and before the rest
    of the csiphy config.

    Signed-off-by: Todor Tomov <todor.tomov@linaro.org>
    ---
    drivers/media/platform/qcom/camss/camss-csiphy.c | 1 +
    1 file changed, 1 insertion(+)

    diff --git a/drivers/media/platform/qcom/camss/camss-csiphy.c b/drivers/media/platform/qcom/camss/camss-csiphy.c
    index b37e691..2a9adcd 100644
    --- a/drivers/media/platform/qcom/camss/camss-csiphy.c
    +++ b/drivers/media/platform/qcom/camss/camss-csiphy.c
    @@ -364,6 +364,7 @@ static int csiphy_stream_on(struct csiphy_device *csiphy)
    val |= cfg->csid_id;
    }
    writel_relaxed(val, csiphy->base_clk_mux);
    + wmb();

    writel_relaxed(0x1, csiphy->base +
    CAMSS_CSI_PHY_GLBL_T_INIT_CFG0);
    --
    2.7.4
    \
     
     \ /
      Last update: 2018-06-22 17:43    [W:4.139 / U:0.544 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site