lkml.org 
[lkml]   [2018]   [Mar]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH AUTOSEL for 4.9 111/190] ARM: DRA7: clockdomain: Change the CLKTRCTRL of CM_PCIE_CLKSTCTRL to SW_WKUP
    Date
    From: Kishon Vijay Abraham I <kishon@ti.com>

    [ Upstream commit 2c949ce38f4e81d7487f165fa3b8f77d74a2a6c4 ]

    The PCIe programming sequence in TRM suggests CLKSTCTRL of PCIe should be
    set to SW_WKUP. There are no issues when CLKSTCTRL is set to HW_AUTO in RC
    mode. However in EP mode, the host system is not able to access the
    MEMSPACE and setting the CLKSTCTRL to SW_WKUP fixes it.

    Acked-by: Tony Lindgren <tony@atomide.com>
    Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
    Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
    Signed-off-by: Sasha Levin <alexander.levin@microsoft.com>
    ---
    arch/arm/mach-omap2/clockdomains7xx_data.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/arch/arm/mach-omap2/clockdomains7xx_data.c b/arch/arm/mach-omap2/clockdomains7xx_data.c
    index ef9ed36e8a61..e3416b40e82b 100644
    --- a/arch/arm/mach-omap2/clockdomains7xx_data.c
    +++ b/arch/arm/mach-omap2/clockdomains7xx_data.c
    @@ -524,7 +524,7 @@ static struct clockdomain pcie_7xx_clkdm = {
    .dep_bit = DRA7XX_PCIE_STATDEP_SHIFT,
    .wkdep_srcs = pcie_wkup_sleep_deps,
    .sleepdep_srcs = pcie_wkup_sleep_deps,
    - .flags = CLKDM_CAN_HWSUP_SWSUP,
    + .flags = CLKDM_CAN_SWSUP,
    };

    static struct clockdomain atl_7xx_clkdm = {
    --
    2.14.1
    \
     
     \ /
      Last update: 2018-03-08 07:07    [W:4.097 / U:1.180 seconds]
    ©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site