lkml.org 
[lkml]   [2018]   [Nov]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.14 085/100] clk: samsung: exynos5250: Add missing clocks for FIMC LITE SYSMMU devices
    Date
    4.14-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Marek Szyprowski <m.szyprowski@samsung.com>

    commit 5b23fceec1ff94305c5d1accde018cae27448005 upstream.

    FIMC LITE SYSMMU devices are defined in exynos5250.dtsi, but clocks for
    them are not instantiated by Exynos5250 clock provider driver. Add needed
    definitions for those clocks to fix IOMMU probe failure:

    ERROR: could not get clock /soc/sysmmu@13c40000:sysmmu(0)
    exynos-sysmmu 13c40000.sysmmu: Failed to get device clock(s)!
    exynos-sysmmu: probe of 13c40000.sysmmu failed with error -38
    ERROR: could not get clock /soc/sysmmu@13c50000:sysmmu(0)
    exynos-sysmmu 13c50000.sysmmu: Failed to get device clock(s)!
    exynos-sysmmu: probe of 13c50000.sysmmu failed with error -38

    Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
    Fixes: bfed1074f213 ("clk: exynos5250: Add missing sysmmu clocks for DISP and ISP blocks")
    Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
    Signed-off-by: Sudip Mukherjee <sudipm.mukherjee@gmail.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    drivers/clk/samsung/clk-exynos5250.c | 6 ++++++
    1 file changed, 6 insertions(+)

    --- a/drivers/clk/samsung/clk-exynos5250.c
    +++ b/drivers/clk/samsung/clk-exynos5250.c
    @@ -560,6 +560,8 @@ static const struct samsung_gate_clock e
    0),
    GATE(CLK_GSCL3, "gscl3", "mout_aclk266_gscl_sub", GATE_IP_GSCL, 3, 0,
    0),
    + GATE(CLK_CAMIF_TOP, "camif_top", "mout_aclk266_gscl_sub",
    + GATE_IP_GSCL, 4, 0, 0),
    GATE(CLK_GSCL_WA, "gscl_wa", "div_gscl_wa", GATE_IP_GSCL, 5, 0, 0),
    GATE(CLK_GSCL_WB, "gscl_wb", "div_gscl_wb", GATE_IP_GSCL, 6, 0, 0),
    GATE(CLK_SMMU_GSCL0, "smmu_gscl0", "mout_aclk266_gscl_sub",
    @@ -570,6 +572,10 @@ static const struct samsung_gate_clock e
    GATE_IP_GSCL, 9, 0, 0),
    GATE(CLK_SMMU_GSCL3, "smmu_gscl3", "mout_aclk266_gscl_sub",
    GATE_IP_GSCL, 10, 0, 0),
    + GATE(CLK_SMMU_FIMC_LITE0, "smmu_fimc_lite0", "mout_aclk266_gscl_sub",
    + GATE_IP_GSCL, 11, 0, 0),
    + GATE(CLK_SMMU_FIMC_LITE1, "smmu_fimc_lite1", "mout_aclk266_gscl_sub",
    + GATE_IP_GSCL, 12, 0, 0),

    GATE(CLK_FIMD1, "fimd1", "mout_aclk200_disp1_sub", GATE_IP_DISP1, 0, 0,
    0),

    \
     
     \ /
      Last update: 2018-11-29 15:42    [W:4.103 / U:0.148 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site