lkml.org 
[lkml]   [2018]   [Oct]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH V9 07/21] csky: MMU and page table management
On Wed, Oct 17, 2018 at 05:06:56PM +0200, Arnd Bergmann wrote:
> On Tue, Oct 16, 2018 at 5:01 AM Guo Ren <ren_guo@c-sky.com> wrote:
> >
> > This patch adds files related to memory management and here is our
> > memory-layout:
> >
> > Fixmap : 0xffc02000 – 0xfffff000 (4 MB - 12KB)
> > Pkmap : 0xff800000 – 0xffc00000 (4 MB)
> > Vmalloc : 0xf0200000 – 0xff000000 (238 MB)
> > Lowmem : 0x80000000 – 0xc0000000 (1GB)
> >
> > abiv1 CPU (CK610) is VIPT cache and it doesn't support highmem.
> > abiv2 CPUs are all PIPT cache and they could support highmem.
> >
> > Lowmem is directly mapped by msa0 & msa1 reg, and we needn't setup
> > memory page table for it.
> >
> > Link:https://lore.kernel.org/lkml/20180518215548.GH17671@n2100.armlinux.org.uk/
> > Signed-off-by: Guo Ren <ren_guo@c-sky.com>
> > Cc: Christoph Hellwig <hch@infradead.org>
> > Cc: Arnd Bergmann <arnd@arndb.de>
>
> Reviewed-by: Arnd Bergmann <arnd@arndb.de>
>
> Christoph had all the useful comments on this one, I just checked that I didn't
> spot anything beyond that.
Yes, Christoph help a lot and find a critical bug of "sync_dma > 4K".

Best Regards
Guo Ren

\
 
 \ /
  Last update: 2018-10-18 04:07    [W:0.043 / U:29.888 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site