lkml.org 
[lkml]   [2018]   [Oct]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 2/3] dt-bindings: Add ICE device specific parameters
    Date
    Add dt parameters information specific to the Inline
    Crypto Engine (ICE) device.

    Signed-off-by: AnilKumar Chimata <anilc@codeaurora.org>
    ---
    .../devicetree/bindings/crypto/msm/ice.txt | 34 ++++++++++++++++++++++
    1 file changed, 34 insertions(+)
    create mode 100644 Documentation/devicetree/bindings/crypto/msm/ice.txt

    diff --git a/Documentation/devicetree/bindings/crypto/msm/ice.txt b/Documentation/devicetree/bindings/crypto/msm/ice.txt
    new file mode 100644
    index 0000000..86eed5e
    --- /dev/null
    +++ b/Documentation/devicetree/bindings/crypto/msm/ice.txt
    @@ -0,0 +1,34 @@
    +* Inline Crypto Engine (ICE)
    +
    +Required properties:
    + - compatible : should be "qcom,ice"
    + - reg : <register mapping>
    +
    +Optional properties:
    + - interrupt-names : name describing the interrupts for ICE IRQ
    + - interrupts : <interrupt mapping for ICE IRQ>
    + - qcom,enable-ice-clk : should enable clocks for ICE HW
    + - clocks : List of phandle and clock specifier pairs
    + - clock-names : List of clock input name strings sorted in the same
    + order as the clocks property.
    + - qcom,op-freq-hz : max clock speed sorted in the same order as the clocks
    + property.
    + - qcom,instance-type : describe the storage type for which ICE node is defined
    + currently, only "ufs" and "sdcc" are supported storage type
    + - power-domains : regulator supply to be used by ICE HW
    +
    +Example:
    + ufs_ice: ufsice@1d90000 {
    + compatible = "qcom,ice";
    + reg = <0x1d90000 0x8000>;
    + qcom,enable-ice-clk;
    + clock-names = "ufs_core_clk", "bus_clk",
    + "iface_clk", "ice_core_clk";
    + clocks = <&gcc GCC_UFS_PHY_AXI_CLK>,
    + <&gcc GCC_UFS_MEM_CLKREF_CLK>,
    + <&gcc GCC_UFS_PHY_AHB_CLK>,
    + <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
    + qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
    + power-domains = <&gcc UFS_PHY_GDSC>;
    + qcom,instance-type = "ufs";
    + };
    --
    The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
    a Linux Foundation Collaborative Project
    \
     
     \ /
      Last update: 2018-10-17 17:19    [W:2.095 / U:0.280 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site