lkml.org 
[lkml]   [2018]   [Jan]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    SubjectUse arm64's scheme for registering first-level IRQ handlers on RISC-V
    Date
    From
    This patch set has been sitting around for a while, but it got a bit lost in
    the shuffle. In RISC-V land we currently couple do_IRQ (the C entry point for
    interrupt handling) to our first-level interrupt controller. While this isn't
    completely crazy (as the first-level interrupt controller is specified by the
    ISA), it is a bit awkward.

    This patch set decouples our trap handler from our first-level IRQ chip driver
    by copying what a handful of other architectures are doing. This does add an
    additional load to the interrupt handling path, but there's a handful of
    performance problems in there that I've been meaning to look at so I don't mind
    adding another one for now. The advantage is that our irqchip driver is
    decoupled from our arch port, at least at compile time.

    \
     
     \ /
      Last update: 2018-01-18 17:12    [W:2.888 / U:0.080 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site