lkml.org 
[lkml]   [2017]   [Jul]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 06/10] clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3
    Date
    The CPUX clock, which is the main clock of the ARM core on Allwinner H3,
    can be adjusted by changing the frequency of the PLL_CPUX clock.

    Allowing setting parent clock for the CPUX clock, thus the PLL_CPUX
    clock can be adjusted when adjusting the CPUX clock.

    Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
    ---
    drivers/clk/sunxi-ng/ccu-sun8i-h3.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c
    index 406d0aac9fd6..4cdbc88f2783 100644
    --- a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c
    +++ b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c
    @@ -135,7 +135,7 @@ static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_de_clk, "pll-de",
    static const char * const cpux_parents[] = { "osc32k", "osc24M",
    "pll-cpux" , "pll-cpux" };
    static SUNXI_CCU_MUX(cpux_clk, "cpux", cpux_parents,
    - 0x050, 16, 2, CLK_IS_CRITICAL);
    + 0x050, 16, 2, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT);

    static SUNXI_CCU_M(axi_clk, "axi", "cpux", 0x050, 0, 2, 0);

    --
    2.13.0
    \
     
     \ /
      Last update: 2017-07-23 12:31    [W:3.089 / U:0.764 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site