Messages in this thread | | | Date | Fri, 21 Jul 2017 09:21:16 +0200 | From | Maxime Ripard <> | Subject | Re: [PATCH v2 05/10] mmc: sunxi: Support MMC DDR52 transfer mode with new timing mode |
| |
On Thu, Jul 20, 2017 at 11:44:47AM +0800, Chen-Yu Tsai wrote: > The MMC controller can support DDR52 transfers under the new timing > mode. According to the BSP kernel, the module clock has to be double > the card clock, regardless of the bus width. The default timings in > the hardware can be used. > > This also reworks the code setting the internal divider, getting rid > of a extra conditional. > > Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Thanks! Maxime
-- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com [unhandled content-type:application/pgp-signature] | |