[lkml]   [2017]   [Jun]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v5 1/3] clk: imx7d: create clocks behind rawnand clock gate
On Tue, Jun 6, 2017 at 3:30 AM, Stefan Agner <> wrote:
> The rawnand clock gate gates two clocks, NAND_USDHC_BUS_CLK_ROOT
> and NAND_CLK_ROOT. However, the gate has been in the chain of the
> latter only. This does not allow to use the NAND_USDHC_BUS_CLK_ROOT
> only, e.g. as required by APBH-Bridge-DMA.
> Add new clocks which represent the clock after the gate, and use a
> shared clock gate to correctly model the hardware.
> Signed-off-by: Stefan Agner <>

Tested-by: Fabio Estevam <>

 \ /
  Last update: 2017-06-12 00:50    [W:0.077 / U:7.756 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site