Messages in this thread | | | Date | Mon, 15 May 2017 19:47:39 +0200 (CEST) | From | Stefan Wahren <> | Subject | Re: [PATCH] clk: bcm2835: Correct the prediv logic |
| |
Hi Eric,
> Eric Anholt <eric@anholt.net> hat am 15. Mai 2017 um 19:35 geschrieben: > > > From: Phil Elwell <phil@raspberrypi.org> > > If a clock has the prediv flag set, both the integer and fractional > parts must be scaled when calculating the resulting frequency. > > Signed-off-by: Phil Elwell <phil@raspberrypi.org> > Signed-off-by: Eric Anholt <eric@anholt.net> > --- > > While this is a bugfix, I haven't put a "Fixes:" line in here to get > it automatically backported to stable.
sorry, i can't follow. How should this happen without "Fixes: "?
> We had trouble with the > out-of-tree DSI panel driver, at least: Our old set_rate() didn't > work, because the new PLL was just barely too fast to get the integer > PLL divider we needed. We may run into similar troubles > elsewhere. --anholt >
| |