lkml.org 
[lkml]   [2017]   [Feb]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: [PATCH] x86/mce: Make timer handling more robust
Date
On Tue, 2017-01-31 at 19:37 +0100, Borislav Petkov wrote:
> Bah. That's wrong. Delta patch below:
> >
> > --- a/arch/x86/kernel/cpu/mcheck/mce.c
> > +++ b/arch/x86/kernel/cpu/mcheck/mce.c
> > @@ -1782,7 +1782,7 @@ static void mce_start_timer(struct timer
> >   return;
> >  
> >   this_cpu_write(mce_next_interval, iv);
> > - __start_timer(t, jiffies + iv);
> > + __start_timer(t, iv);
> >  }
> >  
> >  static void __mcheck_cpu_setup_timer(void)
>
> With that hunk merged in:
>
> Reviewed-by: Borislav Petkov <bp@suse.de>
> Tested-by: Borislav Petkov <bp@suse.de>
>
> Thanks!
>

Tested this on the preproduction hardware:

Tested-by: Erik Veijola <erik.veijola@intel.com>

-Erik
---------------------------------------------------------------------
Intel Finland Oy
Registered Address: PL 281, 00181 Helsinki
Business Identity Code: 0357606 - 4
Domiciled in Helsinki

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
\
 
 \ /
  Last update: 2017-02-01 10:30    [W:0.048 / U:1.560 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site