lkml.org 
[lkml]   [2017]   [Dec]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH 0/4] ARC: Set initial core pll output frequency via DTS
From
Date
On 11/27/2017 10:56 AM, Eugeniy Paltsev wrote:
> Set initial core pll output frequency on HSDK and AXS103 via
> "assigned-clock-rates" property in device tree.
> It will be applied at the core pll driver probing.

Can you repost - CC'ing Stephen boyd and RobH ?

-Vineet

>
> Eugeniy Paltsev (4):
> ARC: [plat-hsdk]: Set initial core pll output frequency
> ARC: [plat-hsdk]: Get rid of core pll frequency set in platform code
> ARC: [plat-axs103]: Set initial core pll output frequency
> ARC: [plat-axs103] refactor the quad core DT quirk code
>
> arch/arc/boot/dts/axc003.dtsi | 3 +++
> arch/arc/boot/dts/axc003_idu.dtsi | 3 +++
> arch/arc/boot/dts/hsdk.dts | 3 +++
> arch/arc/plat-axs10x/axs10x.c | 18 ++++++++---------
> arch/arc/plat-hsdk/platform.c | 42 ---------------------------------------
> 5 files changed, 17 insertions(+), 52 deletions(-)
>

\
 
 \ /
  Last update: 2017-12-06 23:03    [W:0.051 / U:1.584 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site