lkml.org 
[lkml]   [2017]   [Dec]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    Date
    From
    Subject[patch V149 14/50] x86/mm: Clarify which functions are supposed to flush what
    From: Peter Zijlstra <peterz@infradead.org>

    Per popular request..

    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Ingo Molnar <mingo@kernel.org>
    Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
    Cc: Andy Lutomirski <luto@kernel.org>
    Cc: Boris Ostrovsky <boris.ostrovsky@oracle.com>
    Cc: Borislav Petkov <bp@alien8.de>
    Cc: Brian Gerst <brgerst@gmail.com>
    Cc: Dave Hansen <dave.hansen@linux.intel.com>
    Cc: David Laight <David.Laight@aculab.com>
    Cc: Denys Vlasenko <dvlasenk@redhat.com>
    Cc: Eduardo Valentin <eduval@amazon.com>
    Cc: Greg KH <gregkh@linuxfoundation.org>
    Cc: H. Peter Anvin <hpa@zytor.com>
    Cc: Josh Poimboeuf <jpoimboe@redhat.com>
    Cc: Juergen Gross <jgross@suse.com>
    Cc: Linus Torvalds <torvalds@linux-foundation.org>
    Cc: Will Deacon <will.deacon@arm.com>
    Cc: aliguori@amazon.com
    Cc: daniel.gruss@iaik.tugraz.at
    Cc: hughd@google.com
    Cc: keescook@google.com
    Cc: linux-mm@kvack.org
    ---
    arch/x86/include/asm/tlbflush.h | 23 +++++++++++++++++++++--
    1 file changed, 21 insertions(+), 2 deletions(-)

    --- a/arch/x86/include/asm/tlbflush.h
    +++ b/arch/x86/include/asm/tlbflush.h
    @@ -231,6 +231,9 @@ static inline void cr4_set_bits_and_upda

    extern void initialize_tlbstate_and_flush(void);

    +/*
    + * flush the entire current user mapping
    + */
    static inline void __native_flush_tlb(void)
    {
    /*
    @@ -243,6 +246,9 @@ static inline void __native_flush_tlb(vo
    preempt_enable();
    }

    +/*
    + * flush everything
    + */
    static inline void __native_flush_tlb_global(void)
    {
    unsigned long cr4, flags;
    @@ -272,17 +278,27 @@ static inline void __native_flush_tlb_gl
    raw_local_irq_restore(flags);
    }

    +/*
    + * flush one page in the user mapping
    + */
    static inline void __native_flush_tlb_single(unsigned long addr)
    {
    asm volatile("invlpg (%0)" ::"r" (addr) : "memory");
    }

    +/*
    + * flush everything
    + */
    static inline void __flush_tlb_all(void)
    {
    - if (boot_cpu_has(X86_FEATURE_PGE))
    + if (boot_cpu_has(X86_FEATURE_PGE)) {
    __flush_tlb_global();
    - else
    + } else {
    + /*
    + * !PGE -> !PCID (setup_pcid()), thus every flush is total.
    + */
    __flush_tlb();
    + }

    /*
    * Note: if we somehow had PCID but not PGE, then this wouldn't work --
    @@ -293,6 +309,9 @@ static inline void __flush_tlb_all(void)
    */
    }

    +/*
    + * flush one page in the kernel mapping
    + */
    static inline void __flush_tlb_one(unsigned long addr)
    {
    count_vm_tlb_event(NR_TLB_LOCAL_FLUSH_ONE);

    \
     
     \ /
      Last update: 2017-12-16 22:47    [W:4.121 / U:0.276 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site