lkml.org 
[lkml]   [2017]   [Nov]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.9 098/138] clk: sunxi-ng: A31: Fix spdif clock register
    Date
    4.9-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Marcus Cooper <codekipper@gmail.com>


    [ Upstream commit 70421257c068b91476e70cade15fca68045d0693 ]

    As the SPDIF was rarely documented on the earlier Allwinner SoCs
    it was assumed that it had a similar clock register to the one
    described in the H3 User Manual.

    However this is not the case and it looks to shares the same setup
    as the I2S clock registers.

    Signed-off-by: Marcus Cooper <codekipper@gmail.com>
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
    Signed-off-by: Sasha Levin <alexander.levin@verizon.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
    ---
    drivers/clk/sunxi-ng/ccu-sun6i-a31.c | 4 ++--
    1 file changed, 2 insertions(+), 2 deletions(-)

    --- a/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
    +++ b/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
    @@ -468,8 +468,8 @@ static SUNXI_CCU_MUX_WITH_GATE(daudio0_c
    static SUNXI_CCU_MUX_WITH_GATE(daudio1_clk, "daudio1", daudio_parents,
    0x0b4, 16, 2, BIT(31), CLK_SET_RATE_PARENT);

    -static SUNXI_CCU_M_WITH_GATE(spdif_clk, "spdif", "pll-audio",
    - 0x0c0, 0, 4, BIT(31), CLK_SET_RATE_PARENT);
    +static SUNXI_CCU_MUX_WITH_GATE(spdif_clk, "spdif", daudio_parents,
    + 0x0c0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);

    static SUNXI_CCU_GATE(usb_phy0_clk, "usb-phy0", "osc24M",
    0x0cc, BIT(8), 0);

    \
     
     \ /
      Last update: 2017-11-28 12:51    [W:4.041 / U:0.128 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site