lkml.org 
[lkml]   [2017]   [Nov]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/4] x86: 5-level related changes into decompression code
Date
Hi Ingo,

While we haven't yet closed on how to handle MAX_PHYSMEM_BITS situation,
could you look on changes into kernel decompression code?

These changes prepare the code to boot-time switching between paging modes
and handle booting in 5-level mode when bootloader put kernel image above
4G, but haven't enabled 5-level paging for us.

Please review and consider applying.

Kirill A. Shutemov (4):
x86/boot/compressed/64: Compile pagetable.c unconditionally
x86/boot/compressed/64: Detect and handle 5-level paging at boot-time
x86/boot/compressed/64: Introduce place_trampoline()
x86/boot/compressed/64: Handle 5-level paging boot if kernel is above
4G

arch/x86/boot/compressed/Makefile | 2 +-
arch/x86/boot/compressed/head_64.S | 99 +++++++++++++++++++++++++-----------
arch/x86/boot/compressed/pagetable.c | 66 ++++++++++++++++++++++++
arch/x86/boot/compressed/pagetable.h | 18 +++++++
4 files changed, 154 insertions(+), 31 deletions(-)
create mode 100644 arch/x86/boot/compressed/pagetable.h

--
2.14.2

\
 
 \ /
  Last update: 2017-11-01 12:57    [W:0.101 / U:0.288 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site