lkml.org 
[lkml]   [2017]   [Oct]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 2/4] dt-bindings: PCI: dra7xx: Add properties to enable x2 lane in dra7
    Date
    Add syscon properties required for configuring PCIe in x2 lane mode.

    Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
    Signed-off-by: Sekhar Nori <nsekhar@ti.com>
    ---
    Documentation/devicetree/bindings/pci/ti-pci.txt | 4 ++++
    1 file changed, 4 insertions(+)

    diff --git a/Documentation/devicetree/bindings/pci/ti-pci.txt b/Documentation/devicetree/bindings/pci/ti-pci.txt
    index 82cb875e4cec..455cb74a475c 100644
    --- a/Documentation/devicetree/bindings/pci/ti-pci.txt
    +++ b/Documentation/devicetree/bindings/pci/ti-pci.txt
    @@ -13,6 +13,10 @@ PCIe DesignWare Controller
    - ti,hwmods : Name of the hwmod associated to the pcie, "pcie<X>",
    where <X> is the instance number of the pcie from the HW spec.
    - num-lanes as specified in ../designware-pcie.txt
    + - syscon-lane-conf : phandle/offset pair. Phandle to the system control module and the
    + register offset to specify 1 lane or 2 lane.
    + - syscon-lane-sel : phandle/offset pair. Phandle to the system control module and the
    + register offset to specify lane selection.

    HOST MODE
    =========
    --
    2.11.0
    \
     
     \ /
      Last update: 2017-10-10 12:18    [W:4.123 / U:0.400 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site