lkml.org 
[lkml]   [2016]   [Jul]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH v2 2/3] Documentation, ABI: Add a document entry for cache id

* Luck, Tony <tony.luck@intel.com> wrote:

> > It means one cache's id is unique in all caches with same cache index number.
> > For example, in all caches with index3 (i.e. level3), cache id 0 is unique to identify
> > a L3 cache. But in caches with index 0 (i.e. Level0), there is also a cache id 0.
> > So cache id is unique in one index. But not unique in two different index.
>
> > Does that make sense? I hope I express that correctly.
>
> We use "index" rather than "level" because that is the terminology used
> in /sys/devices/system/cpu/cpu*/cache/index*

Who can we ... thank for that nonsensical naming? :-/

> E.g. on most Intel cpus you'll typically find "index0" is the L1-data cache,
> "index1" is the L1-instruction cache, "index3" is the L2-unified cache and
> "index4" is the L3-unified cache.

Crazy. What was wrong with using 'level' or 'depth'?

Thanks,

Ingo

\
 
 \ /
  Last update: 2016-07-08 20:41    [W:0.058 / U:1.220 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site