lkml.org 
[lkml]   [2016]   [Mar]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCHv3 6/9] Documentation: dt: socfpga: Add Altera Arria10 L2 cache binding
On Mon, Mar 21, 2016 at 11:01:43AM -0500, tthayer@opensource.altera.com wrote:
> From: Thor Thayer <tthayer@opensource.altera.com>
>
> Add the device tree bindings needed to support the Altera L2
> cache on the Arria10 chip. Since all the peripherals share
> IRQs, the IRQ fields are now in the ecc_manager.
>
> Signed-off-by: Thor Thayer <tthayer@opensource.altera.com>
> ---
> v2 Correct spelling of Arria10 in patch title.
> v3 Major restructuring change for ecc_manager to include IRQs
> ---
> .../bindings/arm/altera/socfpga-eccmgr.txt | 40 ++++++++++++++++++++
> 1 file changed, 40 insertions(+)

Acked-by: Rob Herring <robh@kernel.org>

\
 
 \ /
  Last update: 2016-03-23 16:01    [W:0.179 / U:0.284 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site