[lkml]   [2016]   [Nov]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table
2016-11-03 11:06 GMT+01:00 Jon Hunter <>:
> Hi Mirza,
> On 27/10/16 15:01, Mirza Krak wrote:
>> From: Mirza Krak <>
>> Add TEGRA20_CLK_NOR to init table and set default rate to 92 MHz which
>> is max rate.
>> The maximum rate value of 92 MHz is pulled from the downstream L4T
>> kernel.
> Thanks for adding this. I assume that this is from an L4T r16 release with a
> v3.1 kernel. I had a quick poke through the kernel sources for v3.1 but was
> unable to see where this is set. Obviously v3.1 did not have CCF and so
> everything seems to be in the arch/arm/mach-tegra directory for setting up
> clocks. Can you point me to the appropriate sources so I can ACK this?

I use the kernel sources provided by Toradex, and these sources are
based on L4T r16 release.

Best Regards
Mirza Krak

 \ /
  Last update: 2016-11-03 13:27    [W:0.072 / U:3.740 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site