lkml.org 
[lkml]   [2015]   [Sep]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.2 043/120] clk: qcom: Set CLK_SET_RATE_PARENT on ce1 clocks
    Date
    4.2-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Stephen Boyd <sboyd@codeaurora.org>

    commit d7a304e9d018c99dda80f4c16ec0fe817b5be4a1 upstream.

    The other ce clocks have the flag set, but ce1 doesn't, so
    clk_set_rate() doesn't propagate up the tree to the ce1_src_clk.
    Set the flag as this is supported.

    Reported-by: Bjorn Andersson <bjorn.andersson@sonymobile.com>
    Tested-by: Bjorn Andersson <bjorn.andersson@sonymobile.com>
    Fixes: 02824653200b ("clk: qcom: Add APQ8084 Global Clock Controller support")
    Fixes: d33faa9ead8d ("clk: qcom: Add support for MSM8974's global clock controller (GCC)")
    Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    drivers/clk/qcom/gcc-apq8084.c | 1 +
    drivers/clk/qcom/gcc-msm8974.c | 1 +
    2 files changed, 2 insertions(+)

    --- a/drivers/clk/qcom/gcc-apq8084.c
    +++ b/drivers/clk/qcom/gcc-apq8084.c
    @@ -2105,6 +2105,7 @@ static struct clk_branch gcc_ce1_clk = {
    "ce1_clk_src",
    },
    .num_parents = 1,
    + .flags = CLK_SET_RATE_PARENT,
    .ops = &clk_branch2_ops,
    },
    },
    --- a/drivers/clk/qcom/gcc-msm8974.c
    +++ b/drivers/clk/qcom/gcc-msm8974.c
    @@ -1783,6 +1783,7 @@ static struct clk_branch gcc_ce1_clk = {
    "ce1_clk_src",
    },
    .num_parents = 1,
    + .flags = CLK_SET_RATE_PARENT,
    .ops = &clk_branch2_ops,
    },
    },



    \
     
     \ /
      Last update: 2015-09-19 20:01    [W:5.104 / U:0.036 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site