Messages in this thread | | | Date | Sun, 7 Jun 2015 15:09:22 +0300 | From | Dan Carpenter <> | Subject | Re: [PATCH v2 2/2] staging: rtl8723au: core: remove redundant endianness conversion |
| |
On Sat, Jun 06, 2015 at 05:34:00PM -0700, David Decotigny wrote: > Source and destination have the same little-endian annotation: this > patch removes forced conversion from host byte order to little-endian.
The patch seems correct but the changelog is a bit wrong. It will change it from little endian to host endian but we don't want the dest to be host endian, we want it to be little endain.
regards, dan carpenter
| |