lkml.org 
[lkml]   [2015]   [Jun]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 1/3] x86, perf, uncore: Add support for ARB uncore PMU on Sandy/IvyBridge
    Date
    From: Andi Kleen <ak@linux.intel.com>

    Add a new "ARB" uncore PMU that is used to monitor the uncore queue
    arbiter. This is useful to measure uncore queue occupancy and similar
    statistics. The registers all have the same format as the
    existing CBOX PMU.

    Also move the event constraints from the CBOX to ARB. The 0x80+
    events are ARB events and cannot be scheduled on a CBOX PMU.

    Signed-off-by: Andi Kleen <ak@linux.intel.com>
    ---
    arch/x86/kernel/cpu/perf_event_intel_uncore_snb.c | 23 +++++++++++++++++++++--
    1 file changed, 21 insertions(+), 2 deletions(-)

    diff --git a/arch/x86/kernel/cpu/perf_event_intel_uncore_snb.c b/arch/x86/kernel/cpu/perf_event_intel_uncore_snb.c
    index 4562e9e..3eff721 100644
    --- a/arch/x86/kernel/cpu/perf_event_intel_uncore_snb.c
    +++ b/arch/x86/kernel/cpu/perf_event_intel_uncore_snb.c
    @@ -44,6 +44,11 @@
    #define SNB_UNC_CBO_0_PER_CTR0 0x706
    #define SNB_UNC_CBO_MSR_OFFSET 0x10

    +/* SNB ARB register */
    +#define SNB_UNC_ARB_PER_CTR0 0x3b0
    +#define SNB_UNC_ARB_PERFEVTSEL0 0x3b2
    +#define SNB_UNC_ARB_MSR_OFFSET 0x10
    +
    /* NHM global control register */
    #define NHM_UNC_PERF_GLOBAL_CTL 0x391
    #define NHM_UNC_FIXED_CTR 0x394
    @@ -114,7 +119,7 @@ static struct intel_uncore_ops snb_uncore_msr_ops = {
    .read_counter = uncore_msr_read_counter,
    };

    -static struct event_constraint snb_uncore_cbox_constraints[] = {
    +static struct event_constraint snb_uncore_arb_constraints[] = {
    UNCORE_EVENT_CONSTRAINT(0x80, 0x1),
    UNCORE_EVENT_CONSTRAINT(0x83, 0x1),
    EVENT_CONSTRAINT_END
    @@ -133,14 +138,28 @@ static struct intel_uncore_type snb_uncore_cbox = {
    .single_fixed = 1,
    .event_mask = SNB_UNC_RAW_EVENT_MASK,
    .msr_offset = SNB_UNC_CBO_MSR_OFFSET,
    - .constraints = snb_uncore_cbox_constraints,
    .ops = &snb_uncore_msr_ops,
    .format_group = &snb_uncore_format_group,
    .event_descs = snb_uncore_events,
    };

    +static struct intel_uncore_type snb_uncore_arb = {
    + .name = "arb",
    + .num_counters = 2,
    + .num_boxes = 1,
    + .perf_ctr_bits = 44,
    + .perf_ctr = SNB_UNC_ARB_PER_CTR0,
    + .event_ctl = SNB_UNC_ARB_PERFEVTSEL0,
    + .event_mask = SNB_UNC_RAW_EVENT_MASK,
    + .msr_offset = SNB_UNC_ARB_MSR_OFFSET,
    + .constraints = snb_uncore_arb_constraints,
    + .ops = &snb_uncore_msr_ops,
    + .format_group = &snb_uncore_format_group,
    +};
    +
    static struct intel_uncore_type *snb_msr_uncores[] = {
    &snb_uncore_cbox,
    + &snb_uncore_arb,
    NULL,
    };

    --
    2.4.2


    \
     
     \ /
      Last update: 2015-06-15 08:21    [W:2.997 / U:0.016 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site