[lkml]   [2015]   [May]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 207/208] x86/fpu: Add FPU performance measurement subsystem
On Wed, May 06, 2015 at 06:52:39AM +0200, Ingo Molnar wrote:
> > Can you change "cycles" to "TSC ticks"? They're not quite the same thing.
> Yeah, with constant TSC we have the magic TSC frequency that is used
> by RDTSC.
> I'm torn: 'TSC ticks' will mean very little to most people reading
> that output. We could convert it to nsecs with a little bit of
> calibration - but that makes it depend on small differences in CPU
> model frequencies, while the (cached) cycle costs are typically
> constant per microarchitecture.

I think the best we should do is convert the TSC ticks to the unboosted
P0 frequency, i.e. if the P0 freq is say, 4GHz, we have 4*10^9 core
cycles per second. And then convert the counted TSC ticks to those

For that we would need to measure in the beginning how TSC ticks relate
to P0 cycles and then use that number for conversion...



ECO tip #101: Trim your mails when you reply.

 \ /
  Last update: 2015-05-06 18:01    [W:0.082 / U:110.688 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site