Messages in this thread | | | Date | Mon, 11 May 2015 13:59:31 +0530 | Subject | Re: [net-next PATCH v3 1/4] devicetree: Add compatible string for Zynq Ultrascale+ MPSoC | From | Harini Katakam <> |
| |
On Mon, May 11, 2015 at 1:11 PM, Nicolas Ferre <nicolas.ferre@atmel.com> wrote: > Le 06/05/2015 18:57, Harini Katakam a écrit : >> Add "cdns,zynqmp-gem" to be used for Zynq Ultrascale+ MPSoC. >> >> Signed-off-by: Harini Katakam <harinik@xilinx.com> >> Reviewed-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com> > > I know it's too late, but for the record: > Acked-by: Nicolas Ferre <nicolas.ferre@atmel.com>
Thanks!
Regards, Harini
> > Thanks for having re-spinned this series Harini. > > Bye, > > >> --- >> >> v3: >> No changes >> >> v2: >> Updated SoC name >> >> --- >> Documentation/devicetree/bindings/net/macb.txt | 1 + >> 1 file changed, 1 insertion(+) >> >> diff --git a/Documentation/devicetree/bindings/net/macb.txt b/Documentation/devicetree/bindings/net/macb.txt >> index ba19d67..8ec5fdf 100644 >> --- a/Documentation/devicetree/bindings/net/macb.txt >> +++ b/Documentation/devicetree/bindings/net/macb.txt >> @@ -9,6 +9,7 @@ Required properties: >> the Cadence GEM, or the generic form: "cdns,gem". >> Use "cdns,sama5d3-gem" for the Gigabit IP available on Atmel sama5d3 SoCs. >> Use "cdns,sama5d4-gem" for the Gigabit IP available on Atmel sama5d4 SoCs. >> + Use "cdns,zynqmp-gem" for Zynq Ultrascale+ MPSoC. >> - reg: Address and length of the register set for the device >> - interrupts: Should contain macb interrupt >> - phy-mode: See ethernet.txt file in the same directory. >> > > > -- > Nicolas Ferre
| |