lkml.org 
[lkml]   [2015]   [Dec]   [11]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    SubjectRe: [PATCH v3 16/20] ARM: dts: Add bus nodes using VDD_MIF for Exynos4210
    From
    Date
    On 11.12.2015 14:07, Chanwoo Choi wrote:
    > This patch adds the bus nodes for Exynos4210 SoC. Exynos4210 SoC has
    > one power line for all buses to translate data between DRAM and sub-blocks.
    >
    > Following list specifies the detailed relation between DRAM and sub-blocks:
    > - DMC/ACP clock for DMC (Dynamic Memory Controller)
    > - ACLK200 clock for LCD0
    > - ACLK100 clock for PERIL/PERIR/MFC(PCLK)
    > - ACLK160 clock for CAM/TV/LCD0/LCD1
    > - ACLK133 clock for FSYS/GPS
    > - GDL/GDR clock for LEFTBUS/RIGHTBUS
    > - SCLK_MFC clock for MFC
    >
    > Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
    > ---
    > arch/arm/boot/dts/exynos4210.dtsi | 159 ++++++++++++++++++++++++++++++++++++++
    > 1 file changed, 159 insertions(+)
    >

    Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>

    Best regards,
    Krzysztof




    \
     
     \ /
      Last update: 2015-12-11 08:21    [W:4.765 / U:0.008 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site