[lkml]   [2015]   [Nov]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [GIT PULL] parisc architecture updates for v4.3

On Nov 3, 2015, at 3:03 PM, Helge Deller <> wrote:

> Sadly it's nowhere clearly documented how big the L1 cacheline of parisc really is.

To which particular PA-RISC processor are you referring? It might not be the same on all processors.

If is to be believed, then:

The 7100LC has 32 byte cache lines on the off-chip cache:

and the 8500 has "32 or 64 Byte cache line size", which may be referring to the on-chip caches:

 \ /
  Last update: 2015-11-04 01:21    [W:0.086 / U:5.476 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site