lkml.org 
[lkml]   [2015]   [Jan]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 1/3] MIPS: Add arch CDMM definitions and probing
On Tue, 27 Jan 2015, James Hogan wrote:

> diff --git a/arch/mips/include/asm/cpu.h b/arch/mips/include/asm/cpu.h
> index 33866fce4d63..2086372fa72a 100644
> --- a/arch/mips/include/asm/cpu.h
> +++ b/arch/mips/include/asm/cpu.h
> @@ -370,6 +370,7 @@ enum cpu_type_enum {
> #define MIPS_CPU_RIXIEX 0x200000000ull /* CPU has unique exception codes for {Read, Execute}-Inhibit exceptions */
> #define MIPS_CPU_MAAR 0x400000000ull /* MAAR(I) registers are present */
> #define MIPS_CPU_FRE 0x800000000ull /* FRE & UFE bits implemented */
> +#define MIPS_CPU_CDMM 0x10000000000ll /* CPU has Common Device Memory Map */

Is it a typo here: 0x10000000000ll vs 0x1000000000ull?

Maciej


\
 
 \ /
  Last update: 2015-01-29 03:01    [W:1.272 / U:0.208 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site