lkml.org 
[lkml]   [2014]   [Sep]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH] x86, lpc, Allow only one load of lpc_ich
On Wed, Sep 03, 2014 at 02:13:55PM -0500, Peter Tyser wrote:
> > > Can you give more background on your hardware and firmware setup?
> >
> > Unfortunately I cannot :( The system isn't "mine" per se. It is (as the
> > dumps show) IBM's.
>
> Can you look at the IBM manual and see info about which chipsets are used, and
> how they are connected?
>
> > Are there
> >
> > > physically two ICH bridges, or just one that is showing up two times due
> > > to a firmware bug?
> >
> > I can answer that. There are two physical ICH bridges, and according to
> > Intel one should be masked off. We shouldn't run with two.
>
> Interesting. The "normal" setup I'm familiar with is multiple CPUs wired up
> to one IOH, and that IOH would be wired up to the ICH10. There'd only be one
> ICH10 in this configuration though. An example is on page 30 of
> http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/5520-5500-chipset-ioh-datasheet.pdf I'm not sure how it'd be possible to wire up 2
> ICH10s to one CPU?
>
Multiple ICHs connected to multiple CPUs, maybe ?

Guenter


\
 
 \ /
  Last update: 2014-09-03 22:41    [W:0.050 / U:0.112 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site