lkml.org 
[lkml]   [2014]   [May]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    SubjectRe: [PATCH v2 06/14] mmc: mmci: Qcomm: Add 3 clock cycle delay after register write
    From
    On Thu, May 15, 2014 at 11:37 AM,  <srinivas.kandagatla@linaro.org> wrote:

    > From: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
    >
    > Most of the Qcomm SD card controller registers must be updated to the MCLK
    > domain so subsequent writes to registers will be ignored until 3 clock cycles
    > have passed.
    >
    > This patch adds a 3 clock cycle delay required after writing to controller
    > registers on Qualcomm SOCs. Without this delay all the register writes are not
    > successful, resulting in not detecting cards. The write clock delay is
    > activated by setting up mclk_delayed_writes variable in variant data.
    >
    > Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>

    OK this is looking good.
    Reviewed-by: Linus Walleij <linus.walleij@linaro.org>

    Yours,
    Linus Walleij


    \
     
     \ /
      Last update: 2014-05-23 12:01    [W:4.136 / U:0.436 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site